quiz Computer Architecture and Organization MCQ Practice

corporate_fare Computing and Information Technology
school B.Sc. Computer Science
30 Questions
0 Completed
0 Correct
0 of 30 completed
visibility You're studying as a guest — progress isn't saved. Sign in to track progress
help Question 1
radio_button_unchecked

What is computer architecture?

help Question 2
radio_button_unchecked

What is computer organization?

help Question 3
radio_button_unchecked

Which of the following is a type of computer architecture?

help Question 4
radio_button_unchecked

Which of the following is a type of architecture used in the computers nowadays?

help Question 5
radio_button_unchecked

Which of the following is the subcategories of computer architecture?

help Question 6
radio_button_unchecked

Which of the architecture is power efficient?

help Question 7
radio_button_unchecked

What does CSA stands for?

help Question 8
radio_button_unchecked

If an exception is raised and the succeeding instructions are executed completely, then the processor is said to have ______

help Question 9
radio_button_unchecked

To reduce the memory access time we generally make use of ______

help Question 10
radio_button_unchecked

The IA-32 system follows which of the following design?

help Question 11
radio_button_unchecked

Which of the following architecture is suitable for a wide range of data types?

help Question 12
radio_button_unchecked

In IA-32 architecture along with the general flags, which of the following conditional flags are provided?

help Question 13
radio_button_unchecked

The VLIW architecture follows _____ approach to achieve parallelism.

help Question 14
radio_button_unchecked

What does VLIW stands for?

help Question 15
radio_button_unchecked

In CISC architecture most of the complex instructions are stored in _____

help Question 16
radio_button_unchecked

Both the CISC and RISC architectures have been developed to reduce the ______

help Question 17
radio_button_unchecked

________ are the different type/s of generating control signals.

help Question 18
radio_button_unchecked

If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is (Where S is term of the Basic performance equation).

help Question 19
radio_button_unchecked

The small extremely fast, RAM’s all called as ________

help Question 20
radio_button_unchecked

For a given FINITE number of instructions to be executed, which architecture of the processor provides for a faster execution?

help Question 21
radio_button_unchecked

What is the full form of ISA?

help Question 22
radio_button_unchecked

Which of the following is the fullform of CISC?

help Question 23
radio_button_unchecked

The reason for the cells to lose their state over time is ________

help Question 24
radio_button_unchecked

In order to read multiple bytes of a row at the same time, we make use of ______

help Question 25
radio_button_unchecked

The difference in the address and data connection between DRAM’s and SDRAM’s is _______

help Question 26
radio_button_unchecked

The chip can be disabled or cut off from an external connection using ______

help Question 27
radio_button_unchecked

The controller multiplexes the addresses after getting the _____ signal.

help Question 28
radio_button_unchecked

The data is transferred over the RAMBUS as _______

help Question 29
radio_button_unchecked

The memory devices which are similar to EEPROM but differ in the cost effectiveness is ______

help Question 30
radio_button_unchecked

The flash memory modules designed to replace the functioning of a hard disk is ______